

A 5.3-9.3 fJ/Conversion-Step 4-32 MS/s 10 bit Asynchronous SAR ADC with Optimized DAC Timing Strategy in 0.13 μm CMOS

Mohsen Dashtbayazi, Mohammad Taherzadeh-Sani,
Samaneh Babayan Mashhadi, and Ehsan Rahiminejad

Abstract. In this paper, a low power SAR Analog to Digital Converter (ADC) with a resolution of 10 bits and a sampling rate of 4 to 32 MS/s is proposed. It utilizes an asynchronous process with an optimized D/A timing strategy to increase its sampling frequency. This ADC is simulated in a 130-nm CMOS technology with two power supplies of 0.6 V and 1.2 V. It achieves an ENOB greater than 9.3 bits for its full sampling-rate range (4 to 32 MS/s) with an FOM = 5.3 to 9.3 fJ/conv.-step.

Keywords: Analog to digital converter; asynchronous process; power efficiency; asynchronous clock generator circuit; low power designs.

1. Introduction

Some of the applications of ADCs with a medium resolution (8 to 10 bits) and medium frequencies (a few tens to hundreds of MS/s) include applications in wireless networks and digital TV [1]. Pipeline ADCs have been one of the conventional candidates for such applications. However, this ADC architecture needs some operational amplifiers with high bandwidths and gains to have a good linearity and therefore, requires high power consumption [1]. For this reason, SAR ADCs have received more attention in recent years. This ADC not only needs small area and consumes low power, but also can achieve up to 400MS/s in single channel SAR [2]. In this structure, thanks to technology scaling, the problem of long conversion time have been alleviated. Moreover, since the output bits are serially produced, with increasing the circuits resolution, sampling rate is then decreased.

Recently, different techniques have been also reported to increase the speed of SAR ADCs such as multi-bit/step [3] and time interleaving [4]-[5]. Using asynchronous process to realize internal comparisons of the converter is another appropriate method that has been presented [6]-[7] to speed up the conversion rate. In [6], it has been proved that the maximum asynchronous conversion time is half of that in its synchronous counterpart. This method also removes the need for some internal clock generator circuit and hence it saves some area and power. In this paper, a new approach to asynchronous processing is presented that, compared to the conventional method; it can further increase the speed of the converter with high power efficiency.

The proposed asynchronous process is applied to a 10-bit 4-32 MS/s SAR ADC.

The paper is organized as follows. In Section 2, the conventional asynchronous process of the converter and also its challenges are discussed. The proposed asynchronous process, its circuit level implementation, and its power and area considerations are presented in Section 3. Also in this section, the effectiveness of the target asynchronous process method compared to its conventional counterpart is discussed. A 10-bit SAR ADC with a sampling rate of 4MS/s to 32MS/s that utilizes the proposed asynchronous process is presented in Section 4. In this section, the converter structure is benefited from the monotonic capacitor switching procedure that has suitable power efficiency due to the reduction in the switching energy [1]. In Section 5, the effectiveness of the proposed asynchronous process technique is shown using extensive simulation results in 130 nm digital CMOS process.

2. Conventional Asynchronous SAR ADC

A conventional SAR ADC architecture is shown in Fig. 1-a. The building blocks of a SAR ADC are comparator, digital to analog converter, and digital state machine that is also known as SAR logic. Binary search algorithm is realized by successively comparing the input voltage with multiplications of $V_{REF}/2^n$ (where V_{REF} is the ADC reference voltage and n is the ADC resolution).

In a conventional synchronous process, the conversion time is divided into two phases: sampling phase and conversion phase, as shown in Fig. 1-b. According to this figure, the conversion phase itself consists of some clock cycles to generate MSB to LSB bits. In order to make n bits in a synchronous process with a sampling rate of f_s , an internal clock frequency of $f_s \times (n+1)$ is required. In case of low speed and low resolution, producing internal clock is less challenging, whereas producing this clock and applying it to the chip becomes critical in high speed and high resolution applications [6]. For example, for a sampling rate of 400 MS/s and a resolution of 6 bits, an internal clock frequency of 2.8 GHz is needed. In a synchronous process, producing such internal clock and distributing it among the converter devices requires high power consumption.

Moreover, each clock cycle is designed according to the maximum comparison time, maximum settling time of the digital to analog converter (DAC), and a time margin required for dealing with the jitter [6]. Therefore, both speed and power consumption is deteriorated in a high-speed synchronous process [6].

In order to resolve the problems associated with the synchronous process, asynchronous process is used [6]. In this process, an external clock associated with the sampling

Manuscript received May 30, 2014; revised August 8, 2014; accepted August 16, 2014.

S. Babayan Mashhadi is with Imam Reza International University. The other authors are with the Department of Electrical Engineering, Ferdowsi University of Mashhad, Iran. The corresponding author's email address is: Taherzadeh@um.ac.ir.




Fig. 1. (a) Architecture of the conventional SAR ADC. (b) Synchronous processing with equally divided bit comparison time.

rate of the converter is applied to the converter and the component clocks are produced internally. The dedicated time to each bit from MSB to LSB is based on the time required for the comparator to decide [6].

The architecture of the SAR ADC based on the asynchronous process and the corresponding clock phases are shown in Fig. 2. Here, once the comparator's output is ready, a control signal, named as Valid, is produced by the comparator to confirm that the next clock cycle may start (path 2 in Fig. 2(a)). However, the next clock cycle cannot start unless the SAR logic and the DAC generate the next comparison voltage at the input of the comparator (path 1 in Fig. 2(a)). Thus, a *fixed delay* must be added to this valid signal in path 2 before going to the comparator. It is shown in [6] that, in average, less time are required for the total conversion phase using the asynchronous process. Note that, in a conventional asynchronous process, this fixed delay is determined based on the SAR logic delay and worst-case delay of the DAC settling time (i.e., when the MSB capacitor must be charged).

As explained in [7], the pulse width dedicated to each DAC capacitors (and, hence, the ADC clock frequency) strongly depends on the DAC settling time. Therefore, to reduce the total DAC settling time, two design options for the DAC switching can be used: 1) utilizing the same size switches with low equivalent resistance in the DAC for all bits, such that the DAC R-C time constant (τ) is small in order to have a fast settling response, and 2) equalizing the settling time from MSB to LSB with scaled switches [7]. If the settling accuracy is designed to be the same for all bits, the DAC settling time decreases from MSBs to LSBs. Thus, for LSB capacitors, since the step voltage is small, the pulse width dedicated for its settling can be reduced to achieve higher speed.




Fig. 2. (a) Architecture of the conventional asynchronous SAR ADC. (b) Conventional asynchronous process timings.

3. The Proposed Asynchronous SAR ADC

3.1. Architecture

As mentioned in the previous section, in a conventional asynchronous SAR ADC, the 'fixed delay' is determined based on the worst-case delay required for the DAC settling time. However, the settling time for each of the D/A array capacitors are different. The switching of the DAC array reduces the settling time. Thus, the delay in path 2 (Fig. 2-a) can be reduced when moving from MSB to LSB capacitors, and hence, the total A/D conversion time can be reduced.

The schematic of the proposed SAR structure in its asynchronous conversion phase (the cycle associated with generating the (MSB-1) to the LSB bits), and the target asynchronous process approach are represented in Figs. 3(a) and 3(b), respectively. As can be seen in the figures, τ_i and k_i are the time constant and accuracy of DAC settling for the DAC capacitor C_i , respectively.

According to what was described above, the architecture in Fig. 2(a) can be changed to Fig. 4. Two types of delay in the clock generation path considered in this figure:

1. *Fixed delay* is made in order for the new decision requirements to be prepared by the control logic circuitry.
2. *Variable delay* that is designed for the D/A array capacitors settling.

3.2. Circuit Implementation

Fig. 5 shows the circuit implementation and the timing diagram of the proposed asynchronous clock generator. In the comparator clock generation, two types of delay has





Fig. 3. (a) Schematics of the SAR ADC in asynchronous conversion phase (the cycle associated with generating the (MSB-1) bit). (b) Proposed asynchronous process approach.




Fig. 4. Architecture of the proposed asynchronous SAR ADC.

been considered [8], [9]. The first type (Fixed delay) due to the signal delay associated with the OR gate and the second (Variable delay) due to the internal delay associated with the buffer chain. (The buffer chain has a good accuracy because of utilizing the unary delay line.)

Each buffer includes two cascaded inverters with the same sizes and power supply voltages that make the same delay. A reset terminal is utilized for each buffer to eliminate its delay and reduce the power of the delay line that results in the reduction of the total power consumption of the ADC. Resetting the buffer makes the output logical zero. Therefore the input of the OR gate associated with this buffer output will be zero and the delay signal generated will be reduced. The reset signal required for the buffer line is made by the conventional asynchronous clock generator depicted in Fig. 5 and therefore does not need any more extra circuit.





Fig. 5. (a) Proposed asynchronous clock generator circuit. (b) proposed asynchronous clock generator timing curves.




Fig. 6. Timing curves for buffers chain and OR gate circuits.

The operation of the asynchronous clock generator circuit that, shown in Fig. 5, is as follows: at the comparison phase each buffer is active and its output becomes high until the reset signal is applied. For example, the first buffer in the chain is the last one to be reset. Each buffer in the chain has a specific delay and the outputs of the buffers are connected to an n -input OR gate. Thus, resetting each buffer results in reduction in the delay signal (ValidB) generated by the OR gate. Fig. 6 shows the operation of the circuit.

In the case of an n -bit asynchronous SAR ADC with unary delays, 2^n buffers in the chain are required to produce the bits from MSB to LSB which drastically increase the size and power consumption of the clock generator circuit.

Moreover, when the D/A voltage changes, the switches in Fig. 3 (a) provide an overshoot due to C_{gd} . The D/A array

capacitors transfer the switch's overshoot to the D/A array capacitors output which increases the capacitive settling time. This is an important drawback at the nanometer technologies [10] and since the overshoot is the same for different capacitances [10], its effect is more on less significant bits. Thus, it is necessary not to dedicate very small settling time to the less significant bits capacitors of the D/A array compared with MSBs capacitors. Therefore, here, the number of buffers is set according to the number of the SAR ADC output bits and the total delay of the buffer chain can be designed based on the settling time of the MSB capacitor. In this way, with eliminating each buffer from the chain, the total delay of the chain is reduced for different D/A capacitor.

Recently, a binary delay line which is proportional to D/A array settling time has been published [8]. In this paper, the delay line has controlled with a separate circuits that consume extra power. Also for the overshoot effect and making the new decision no time has dedicated results some errors (i.e., metastability) in the comparator decision.

As it can be seen in the Fig. 6, the delay associated with the chain buffers is more than the pulse width dedicated to a single buffer and, thus, the outputs *Valid B* and *Valid* in Fig. 5 are not of the same phases.

If the output of the OR gate Set to 1, the clock of the comparator becomes zero and the comparator output valid data is sent to the control logic circuitry. In this method, without requiring the path with no delay, such as in [8], the comparator output valid data can be sent to the control logic circuitry and the comparator clock can be kept zero for the new decision and then the comparator's clock becomes 1.

3.3. Power Consumption and Conversion Time

In the conventional SAR ADC, the D/A array capacitors are charged or discharged in each decision phase through the on resistance of the switch (R_{on}). However, the time constant of the D/A array capacitors is determined based on the settling accuracy requirement of the largest D/A array capacitor (MSB capacitor). The period of each decision phase in the conventional asynchronous process is according to the following equation.

$$T_{Si} = T_{D/A} + T_0 + T_{Comp} \quad (1)$$

where T_0 is the specified time for the control logic to prepare its outputs (Fig. 4), and T_{Comp} is the specified period for the comparator to prepare its output. The conversion time in the conventional asynchronous process is as

$$T_S = T_{SW} + \sum_{i=1}^n (T_{Si}) = T_{SW} + n \times (T_0 + T_{Comp}) + \sum_{i=1}^n T_{D/A} = T_{SW} + T_{Fix} + \sum_{i=1}^n (T_{D/A}) \quad (2)$$

Here, T_{SW} is the sampling time of the bootstrap switches that is similar to the proposed asynchronous process and T_{Fix} is the time dedicated to the comparator decisions and the time required for the control logic circuitry in each conversion time. The period of each decision phase in the proposed asynchronous process is according to the following equation:

$$T'_{Si} = T_{D/A} \left(1 - \frac{i-1}{n}\right) + T_0 + T_{Comp} \quad i = 1, 2, 3, \dots, n \quad (3)$$

As seen, the D/A settling time is reduced from MSB ($i = 1$) to LSB ($i = n$) capacitors. The conversion time in the proposed asynchronous process is as follows:

$$T'_S = T_{SW} + \sum_{i=1}^n (T'_{Si}) = T_{SW} + \sum_{i=1}^n \left(T_{D/A} \left(1 - \frac{i-1}{n}\right) + T_0 + T_{Comp} \right) = T_{SW} + T_{Fix} + \sum_{i=1}^n \left(T_{D/A} \left(1 - \frac{i-1}{n}\right) \right) \quad (4)$$

According to (2) and (4):

$$\frac{T'_S}{T_S} = \frac{T_{SW} + T_{Fix} + \sum_{i=1}^n \left(T_{D/A} \left(1 - \frac{i-1}{n}\right) \right)}{T_{SW} + T_{Fix} + \sum_{i=1}^n T_{D/A}} < 1 \rightarrow \frac{f'_S}{f_S} > 1 \quad (5)$$

This shows the amount of the improvement in the sampling frequency of the proposed SAR ADC as compared to its conventional counterpart.

4. Design of a 10-bit 4-32 MS/s Asynchronous SAR ADC

The proposed asynchronous process has been applied to a 10-bit 4-32MS/s SAR ADC in a 130-nm digital CMOS technology. The converter schematic with two different supply levels is shown in Fig. 7. Two approaches are used to minimize the power consumption in this design:

1. Using a downward monotonic capacitor switching procedure (will be explained later) that decreases the average switching energy and the total D/A capacitance up to 81% and 51%, respectively [1].

The power consumption of the digital logic devices is proportional to the square of the power supply level [9]. Therefore, lower power supply (0.6 V) is applied to the control logic circuitry and the proposed asynchronous clock generator circuit, and higher power supply level (1.2 V) is applied to the other devices. According to the simulation results, the power consumption of the control logic circuitry and the proposed asynchronous clock generator circuit with lower supply (0.6 V) is about 1/3 of this value with higher supply (1.2 V).




Fig. 7. SAR ADC schematics with two different supply levels.




Fig. 8. Schematics of the 10-bit SAR ADC with a monotonic capacitor switching procedure and the proposed asynchronous clock generator circuit.




Fig. 9. Transitions in the comparator inputs in (a) the conventional (b) the proposed monotonic capacitor switching procedure.




Fig. 10. Schematics of the dynamic comparator and CMOS inverters.

4.1. Monotonic Capacitor Switching Procedure

The schematics of the 10-bit SAR ADC with a monotonic capacitor switching procedure and the proposed asynchronous clock generator circuit are shown in Fig. 8. In this converter, in order to cancel the effect of the substrate, common mode and supply noise, differential structure has been used. The monotonic capacitor switching procedure can be upward or downward. In this design, in order to make the capacitive settling time of the D/A capacitive array through the NMOS transistors, the downward monotonic capacitor switching procedure has been used [1].

The converter functional steps are as follows: in the sampling phase, the bottom plates of all the D/A array

capacitors are reset to V_{ref} and their top plates sample the input via two bootstrap switches that are used to increase the settling speed and the input bandwidth [1]. In the end of the sampling phase, the D/A capacitive array is disconnected from the input and with no switching, the MSB bit is compared with the D/A capacitive array voltage. Then, based on the comparator decision, the largest capacitor (MSB-1) in one of the two D/A sides (negative or positive) is selected and connected to the ground and the other capacitors remain unchanged [1]. In this way, in each comparison phase, only one capacitance is discharged to the ground from one of the two positive or negative D/A sides and, thus, the switching and the control circuitry power consumption is reduced, as compared to the conventional approach.

The transitions in the comparator inputs in the conventional and the proposed monotonic capacitor switching procedure are shown in Figs. 9(a) and 9(b), respectively.

4.2. Comparator

The comparator uses a completely dynamic structure that consists of two parts namely pre-amplifier and latch. Both parts operate in the same phase and the comparator can pull the latch and the pre-amplifier output nodes up to the power supply voltage level in the second phase. Offset cancellation can also be considered in the comparator [11], [12]. The circuit diagram in Fig. 10 has been used in simulations that has been obtained from [13] with adding M_2 and M_4 . In this way, a dual rail pre-amplifier is then achieved that can work with a common mode near the ground that is necessary for the downward monotonic capacitor switching procedure in Fig. 8. Mismatch between the D/A array capacitors can be calibrated as reported in [14] and [15]. In order to reduce unit capacitor to ~ 1 fF [16], [17].

4.3. Level Shifter

Since there are two different power supply levels in the circuit, in order to convert the lower voltage level (0.6 V) to a higher one (1.2 V), the conventional level shifter shown in Fig. 11 is used [18]. The conventional level shifter takes up smaller area and consumes less power when its lower voltage level is 0.6 V.

4.4. Proposed Asynchronous Clock Generator Circuit

In this design, the proposed asynchronous clock generator circuit with a buffer chain with 10 buffers has been used that is shown in Fig. 12. In the monotonic capacitor switching procedure, nine stages are needed, but to notify a valid result in the converter output, a new delay unit is also added. Thus, the proposed asynchronous clock generator circuit in Fig. 12 has been designed with 10 buffers.

5. Simulation Results

In Fig. 13, comparison of the power dissipation and conversion time between conventional and proposed 10-bit 4-MS/s SAR ADC with a monotonic capacitor switching procedure has been shown. In this figure, the difference in the dedicated pulse width to the D/A capacitive array between the conventional and the proposed asynchronous process has been investigated.

In this simulation, all of the SAR ADC conditions are the same in the two structures but in the conventional one, none of the chain buffers are reset, unlike the proposed one and, thus both the power dissipation and the conversion time are more compared to the proposed one that is according to the equation (6).

The ADC total power consumption division is shown in Fig. 14 and the density of the power spectrum of the converter output versus frequency is shown in Fig. 15.




Fig. 11. Schematics of the conventional level shifter circuit.




Fig. 12. Schematics of the proposed asynchronous clock generator circuit with 10 delay units for a 10-bit asynchronous SAR ADC.

In this figure, VDD-high is the higher supply level (that is 1.2V) and has the highest power dissipation and VDD-low is the lower supply level (that is 0.6V) and has a lower power dissipation.

In Fig. 16, the parameters ENOB, FOM, and power consumption versus input frequency is shown.

The simulations results of the 10-bit 4-MS/s SAR ADC for the different process and temperature corners are shown in Table 1. Table 2 shows the specification summary versus sampling frequency. Table 3 presents a comparison to state-of-the-art works between the proposed paper results and some other papers.





Fig. 13. Comparison of the conversion time and power dissipation between (a) Conventional (b) Proposed 10-bit 4-MS/s SAR ADC with a monotonic capacitor switching procedure.




Fig. 14. ADC total power consumption division approach in its different devices at $F_S=4MS/s$, $f_{in}=\frac{31}{128}F_S$.

References

- [1] C. C. Liu, S. J. Chang, G. Y. Huang and Y. Z. Lin, "A 10-bit 50-MS/s SARADC with a monotonic capacitor switching procedure," *IEEE J. Solid-State Circuits*, vol. 45, pp. 731-740, Apr. 2010.
- [2] H. Wei, C. H. Chan, U. F. Chio, S. W. Sin, U. Seng-Pan, R. Martins, and F. Maloberti, "A 0.024 mm² 8b 400MS/s SARADC with 2b/cycle and resistive DAC in 65 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, pp. 188-190, Feb. 2011.
- [3] Z. Cao, S. Yan, and Y. Li, "A 32 mW 1.25 GS/s 6b 2b/step SARADC in 0.13 μ m CMOS," in *IEEE ISSCC Dig. Tech. Papers*, pp. 542-543, Feb. 2008.
- [4] P. Schvan, J. P. Bach, C. Fait, P. Flemke, R. Gibbins, Y. Greshishchev, N. Ben-Hamida, D. Pollex, J. Sitch, S. C. Wang, and J. Wolczanski, "A 24 GS/s 6b ADC in 90 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, pp. 544-634, Feb. 2008.
- [5] Y. M. Greshishchev, J. Aguirre, M. Besson, R. Gibbins, C. Falt, P. Flemke, N. Ben-Hamida, D. Pollex, P. Schvan, and S. C. Wang, "A 40 GS/s 6b ADC in 65 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, pp. 390-391, Feb. 2010.
- [6] S. W. M. Chen and R. W. Brodersen, "A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13- μ m CMOS," *IEEE J. Solid-State Circuits*, vol. 41, pp. 2669-2680, Dec. 2006.
- [7] J. Yang, T. L. Naing, and R. W. Brodersen, "A 1GS/s 6 bit 6.7 mW successive approximation ADC using asynchronous processing," *IEEE J. Solid-State Circuits*, vol. 45, pp. 1469-1478, Aug. 2010.
- [8] R. Sekimoto, A. Shikata, T. Kuroda, and H. Ishikuro, "A 40nm 50S/s-8MS/s/ultra-low voltage SARADC with timing optimized asynchronous clock generator," in *Proc. ESSCIRC*, pp. 471-474, Sept. 2011.
- [9] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits*. New Jersey: Prentice Hall, 2002.
- [10] Z. Huang, A. Kurokawa, M. Hashimoto, T. Sato, M. Jiang, and Y. Inoue, "Modeling the overshooting effect for CMOS inverter delay analysis in nanometer technologies," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 29, pp. 250-260, Feb. 2010.
- [11] C. H. Chan, Y. Zhu, U. F. Chio, S. W. Sin, Seng-Pan U, and R. P. Martins, "A voltage-controlled capacitance offset calibration technique for high resolution dynamic comparator," in *International SoC Des. Conf.*, pp. 392-395, Nov. 2009.
- [12] Y. Xu, L. Belostotski, and J. W. Haslett, "Offset-corrected 5GHz CMOS dynamic comparator using bulk voltage trimming: Design and analysis," in *IEEE New Circuits Syst. Conf.*, pp. 277-280, Jun. 2011.
- [13] B. W. Chen, J. P. Wang, and C. M. Tsai "A 3-GHz, 22-ps/dec dynamic comparator using negative resistance combined with input pair," in *IEEE Asia-Pacific Conf. Circuits Syst.*, pp. 648 - 651, Dec. 2010.
- [14] L. Zhou, L. Liu, and D. M. Li, "A calibration technique for mismatch of capacitor arrays in A/D and D/A converter," in *Asia Pacific Conf. Postgraduate Research in Microelectronics and Electronics*, pp. 5-8, Oct. 2011.
- [15] J. Y. Um, J. H. Kim, J. Y. Sim and H. J. Park, "Digital-domain calibration of split-capacitor DAC with no extra calibration DAC for a differential-type SARADC," in *IEEE Asian Solid-State Circuits Conf.*, pp. 77-80, Nov. 2011.
- [16] P. Harpe, C. Zhou, X. Wang, G. Dolmans, and H. de Groot, "A 12 fJ/conversion-step 8 bit 10 MS/s asynchronous SARADC for low energy radios," in *Proc. ESSCIRC*, pp. 214-217, Sep. 2010.
- [17] P. Harpe, Y. Zhang, G. Dolmans, K. Philips, and H. de Groot, "A 7-to-10 b 0-to-4 MS/s flexible SAR ADC with 6.5-to-16 fJ/conversion-step," *IEEE ISSCC Dig. Tech. Papers*, pp. 472-474, Feb. 2012.
- [18] K. Usami, M. Igarashi, F. Minami, T. Ishikawa, M. Kanzawa, M. Ichida, and K. Nogami, "Automated low-power technique exploiting multiple supply voltages applied to a media processor," *IEEE J. Solid-State Circuits*, vol. 33, pp. 463 - 472, Mar. 1998.
- [19] I. S. Jung, M. Onabajo, and Y. B. Kim, "A10-bit 64MS/s SARADC using variable clock period method," in *IEEE International Midwest Symp. Circuits Syst.*, pp. 1144-1147, Aug. 2013.
- [20] C. Y. Liou and C. C. Hsieh, "A 2.4-to-5.2 fJ/conversion-step 10 b 0.5-to-4 MS/s SAR ADC with charge-average switching DAC in 90 nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, pp. 280-281, Feb. 2013.
- [21] A. Shikata, R. Sekimoto, T. Kuroda, and H. Ishikuro, "A 0.5 V 1.1 MS/sec 6.3 fJ/conversion-step SAR-ADC with tri-level comparator in 40 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 47, pp. 1022-1030, Apr. 2012.
- [22] D. Zhang, A. Bhide, and A. Alvandpour, "A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13- μ m CMOS for medical implant devices," in *IEEE J. Solid-State Circuits*, vol. 47, pp. 1585-1593, April 2012.



Mohsen Dashtbayazi was born in Mashhad, Iran. He received the B.Sc. degree in electronic engineering from Asrar Institute of Higher Education, Iran, in 2011 and the M.Sc. degree in electronic engineering from Ferdowsi University of Mashhad, Iran, in 2014. His interests are neural and bionic implants, wireless implantable biomedical systems, analog and digital integrated circuits, analog to digital converters and dc-dc switching converters.



Mohammad Taherzadeh-Sani received the B.Sc. degree from the Ferdowsi University of Mashhad, Mashhad, Iran, in 2001, the M.Sc. degree from the University of Tehran, Tehran, Iran, in 2004, and the Ph.D. degree from McGill University, Montréal, QC, Canada in 2011. He joined to the Ferdowsi University of Mashhad, in 2012, as an Assistant Professor. He fabricated several integrated circuits in various technologies from 65 to 180-nm CMOS. His current research interests include biomedical circuits and systems, high-quality and high-speed data converters, and radio frequency integrated circuits. Dr. Taherzadeh-Sani has authored several journal publications in distinguished journals, e.g., *IEEE Journal of Solid-State Circuits*, the *IEEE Transactions on Circuits and Systems I*, the *IEEE Transactions on Circuits and Systems II*, and the *IEEE Transactions on Very Large Scale Integration Systems*, and many conference papers. He was a recipient of the J. W. Mc Connell Memorial Fellowship from McGill University for his doctoral research in 2007 and 2008, and the Post-doctoral Fellowship from there Le Fonds Québécois de la Recherche sur la Nature et les Technologies in 2012 and 2013 (declined).



Samaneh Babayan Mashhadi was born in Mashhad, Iran, in 1984. She received the B.Sc., M.Sc. and Ph.D. degrees (hons) in electrical engineering from Ferdowsi University of Mashhad, Mashhad, Iran in 2006, 2008 and 2013, respectively. Since 2013, she has been with Imam Reza International University as Assistant Professor where she founded the Integrated Systems Lab. Her research interests include low-power low-voltage analog and mixed-signal integrated circuits. She is currently working on design of low-power high-resolution, high-speed analog-to-digital converters.



Ehsan Rahiminejad (M'09) was born in Gorgan, Iran, in 1985. He received the B.Sc. degree in electrical engineering from the Ferdowsi University of Mashhad, Mashhad, Iran, in 2004. He is currently pursuing the Ph.D. degree in electronics from the Department of Electronics, Ferdowsi University of Mashhad, Mashhad, Iran. He works with the Integrated Systems Lab (ISL), Department of Electronics, University of Mashhad. His research interests include the fields of analog-to-digital converters and VLSI circuits. His current research is on very low-power low-speed analog-to-digital converters.

