

Investigation of a SiGe Tunnel FET: Comparison to Si and Ge TFETs

Mohammad Kamali Moghadam and Seyed Ebrahim Hosseini

Abstract. In this paper a SiGe $p^+n^+in^+$ tunneling transistor is studied and compared with Si and Ge based transistors. Moreover, in the proposed structure a δ -doped n^+ region is considered between the source and the channel, and this region is optimized in the sense of region width (W_d) and doping level for the highest ratio of on-current to off-current and the lowest sub-threshold swing. Simulations show that I_{on}/I_{off} ratio higher than 11 orders of magnitude and sub-threshold swing of 16.6 mV/dec, which is well below 60 mV/dec limit of conventional MOSFETs, are obtained.

Keywords: Tunnel FET, I_{on}/I_{off} ratio, band-to-band tunnelling, sub-threshold swing.

1. Introduction

Logic switching devices that operate based on band-to-band tunneling (BTBT) are considered as candidates for extremely low voltage operation (< 0.5 V) due to the potential for sub-60-mV/dec swing (at room temperature) over part of their current switching characteristic [1-9]. Efficient devices with large I_{on}/I_{off} ratio at low V_{dd} operation will require very low energy barrier for tunneling, sharp and high tunnel-junction doping concentration, and small effective gate-insulator thickness [8]. Recent measurements of strained-Si_{0.6}Ge_{0.4} gated diodes with $E_g = 0.7$ eV have demonstrated a significant enhancement in the gate-controlled tunneling current relative to co-processed silicon control devices due to the narrow band gap material [7]. Moreover, the insensitivity of the measurements to temperature in the 77 to 300 K range and the agreement with simulation using a quantum-mechanical BTBT model confirmed the gate-controlled BTBT-based device operation in strained-SiGe devices [7]. In order to potentially improve the switching characteristics of tunneling FETs (TFETs), increased junction doping level and reduced energy barrier for tunneling are expected to be required [9].

Tunnel FETs (TFETs) which can exhibit sub-threshold swing (SS) lower than 60 mV/dec [10, 11] are interesting candidates for logic switching devices applications [12-14]. TFETs turn to on-state based on band to band tunneling (BTBT) [14-18] and have the potential for very low off current with a sub-threshold swing beyond 60 mV/dec limit of conventional MOSFETs [11, 19]. Various TFETs are investigated in the literature, for example, with gate

overlap/underlap [20], strained channel [21] and high-k gate dielectric [22]. Although TFETs have low off-state current, on-state current is not acceptably high [23, 12]. This results in low I_{on}/I_{off} ratio (on the order of $10^3 \sim 10^6$ [24]) which limits application of TFETs in digital circuits [20]. Therefore new TFET designs are needed in order to attain high I_{on}/I_{off} ratio. In order to increase on-state current a SiGe delta layer at the edge of the source [25], SiGe [25] and Ge [18] in the source region, double gate with a SiGe source [26] and high-k dielectric [20] is used. Using high-k gate dielectric improves on state current. Using Ge with a lower band gap as the source material improves I_{on}/I_{off} ratio significantly [18]. In order to increase on-state current, dual material gate TFET is also studied [27, 28]. The double gate architecture has been reported in [26]. In this paper a $p^+n^+in^+$ TFET with a δ -doped n^+ region at the source side is proposed and optimized for high I_{on}/I_{off} ratio and low sub-threshold swing.

2. Device Structure

The tunnel FET structure in this paper has four regions ($p^+n^+in^+$) in which the source region is p^+ layer, the drain region is n^+ and the channel is intrinsic region (lightly doped p). In order to enhance tunneling, a δ -doped n^+ region is inserted at the beginning of the channel. The gate oxide and contact has a small overlap with the source and drain regions. Figure 1 depicts the tunnel FET structure studied in this paper. In this structure the width of the active layer is $t_s = 60$ nm, the gate oxide and buried oxide thicknesses are $t_{ox} = 2.5$ nm and $t_{box} = 100$ nm, respectively. The δ -doped n^+ width is varied between $W = 1$ nm and 5 nm in order to pursue the optimized W . The channel length is considered $L_{ch} = 100$ nm, the source and the drain doping levels are $1 \times 10^{20} / \text{cm}^3$ and $2 \times 10^{19} / \text{cm}^3$, respectively, the channel doping is $10^{16} / \text{cm}^3$, and δ -doped n^+ doping is $10^{19} / \text{cm}^3$.

Simulations are performed using Atlas Silvaco device simulator, and analytic calculations according to tunneling equations are performed in Matlab environment. Analytic calculations are based on band to band tunneling (BTBT) model [8, 9]. The gate voltage is swept from 0 to 3 V. The transfer and the output characteristics and I_{on}/I_{off} ratio are studied.




Fig. 1. Device structure of the pnin tunnel FET.

Manuscript received August 02, 2013; revised January 23, 2014; accepted February 14, 2014.

M. Kamali Moghadam is with the Quchan University of Advanced Technology, Quchan, Iran and S. E. Hosseini is with the Department of Electrical Engineering, Ferdowsi University of Mashhad, Iran. The corresponding author's email is: mkm_1385@yahoo.com.

To optimize the device characteristics, the width of δ -doped n^+ region is varied from $W=1$ nm to 5 nm and the device characteristics are studied in order to optimize the width of this region. Also, the breakdown voltage in the output characteristics is investigated.

In order to investigate the device performance, extensive device simulations were performed using Atlas Silvaco device simulator. The tunneling calculations in our TFET were based on the well-known equations for tunneling current [30]

$$I_t = I_{(C \rightarrow V)} - I_{(V \rightarrow C)} = \int_{E_C}^{E_V} [F_C(E) - F_V(E)] \times T_t(E) n_C(E) n_V(E) dE. \quad (1)$$

According to this equation, the drain current is proportional to the tunneling probability $T(E)$, which is obtained as following [31]

$$T(E) \propto \exp \left(- \frac{4\sqrt{2m^* E_g^{3/2}}}{3|e|\hbar(E_g + \Delta\Phi)} \sqrt{\frac{\epsilon_s}{\epsilon_{ox}}} t_{ox} t_s \right) \Delta\Phi \quad (2)$$

In this equation m^* is the electron effective mass, E_g is band gap, $\Delta\Phi$ is the energy range over which tunneling can take place, and t_{ox} , t_s , ϵ_{ox} , ϵ_s are the oxide and silicon films thicknesses and dielectric constants respectively, and \hbar is the reduced Planck's constant.

3. Simulation Results

In Fig. 2 conduction and valance bands of the tunnel FET are depicted with $W = 1$ nm, $V_{DS} = 0.5$ V, and $V_{GS} = 0$ & 0.5 V. As this figure shows when the gate voltage is 0 V, there is no region for tunneling (i.e. there is no allowed energy levels for the electrons in the source valance band aligned with empty levels in the channel conduction band), but when the gate voltage is 0.5 V, the conduction band of the channel is lower than the valance band of the source. As a result, electrons of the source valance band can tunnel to the channel conduction band through the energy gap. We investigate device characteristics with different materials as the body region.

3.1. Si TFET

In this section we investigate silicon based TFET. The tunneling probability depends considerably on the value of




Fig. 2 . Energy bands diagram for $W=1$ nm, $V_{DS} = 0.5$ V, $V_{GS} = 0$ and 0.5 V.

W . Figure 3 shows the drain current versus V_{GS} at $V_{DS}=0.5$ and W varied from 1 nm to 5 nm. With a small W , the tunneling probability decreases which results in low off-current. On the other hand, with a large W , the tunneling probability increases which in turn increases the on-current. Increasing I_{on} is important in tunnel FETs [30]. On the other hand, with increasing W , at the same time, the off-current increases substantially which results in a low I_{on}/I_{off} ratio. Low I_{on}/I_{off} ratio prevents proper switching of the transistor from on- to off-state. It seems that $W=1$ nm is an optimum value for the δ -doped region width with a Si body.

As Fig. 4 shows, the I_{on}/I_{off} ratio reveals monotonic decrease up to $W=5$ nm, after which this ratio remains essentially constant. At $W=1$ nm the I_{on}/I_{off} ratio is about 9 orders of magnitude, which is comparable to conventional MOSFETs. Moreover, as Fig. 5 reveals, it seems at $W = 1$ nm the best value of sub-threshold swing is obtained.




Fig. 3. Drain current versus V_{GS} for $W=1, 2, 3, 4, 5$ nm and $V_{DS}=0.5$ V with Silicone active region.




Fig. 4. I_{on}/I_{off} ratio for $W=1, 2, 3, 4, 5$ nm and $V_{DS}=0.5$ V with silicone active region.




Fig. 5. Sub-threshold Swing (SS) for $W=1, 2, 3, 4, 5$ nm and $V_{DS}=0.5$ V with silicone active region.

3.2. Ge TFET

As it is observed in Figs. 6, 7, and 8, when Ge is used as TFET active region, device characteristics are optimized at $W_d = 4$ nm. Moreover it is seen that Si as active is superior than Ge.

3.3. SiGe TFET

Figs. 9 to 11 depict simulation results of $Si_{0.6}Ge_{0.4}$ TFET for $W=1$ to 5 nm. Comparing to Si- and Ge TFET results, it is evident that $Si_{0.6}Ge_{0.4}$ tunnel FET shows higher I_{on}/I_{off} ratio and lowest sub-threshold swing.

The n^+ pocket at the source-channel junction enhances the carrier tunneling. Therefore the PNP tunnel FET has better performance than TFET without n^+ pocket. Figure 11 shows that the $Si_{0.6}Ge_{0.4}$ tunnel FET has better sub-threshold swing than Si and Ge TFETs. It means the barrier height and tunneling width is reduced in the TFET with SiGe as the active region.




Fig. 6. Drain current versus V_{GS} for $W=1, 2, 3, 4, 5$ nm and $V_{DS}=0.5$ V with Ge active region.




Fig. 7. Ion/Ioff ratio for $W=1, 2, 3, 4, 5$ nm and $V_{DS}=0.5$ V with Ge active region.




Fig. 8. Sub-threshold Swing (SS) for $W=1, 2, 3, 4, 5$ nm and $V_{DS}=0.5$ V with Ge active region.




Fig. 9. Drain current versus V_{GS} for $W=1, 2, 3, 4, 5$ nm and $V_{DS}=0.5$ V with SiGe active region.




Fig. 10. Ion/Ioff ratio for $W=1, 2, 3, 4, 5$ nm and $V_{DS}=0.5$ V with SiGe active region.




Fig. 11. Subthreshold Swing (SS) for $W=1, 2, 3, 4, 5$ nm and $V_{DS}=0.5$ V with SiGe active region.

4. Conclusion

Logic applications demand for transistors with low voltage, high I_{on}/I_{off} and low sub-threshold swing. As it is clear from obtained results in this paper, SiGe tunnel FETs with a 4 nm width δ -doped region, exhibit I_{on}/I_{off} of more than 11 orders and $SS= 16.6$ mV/dec, which are suitable for logical circuits with power supply of 0.5 V.

References

- [1] P. F. Wang, K. Hilsenbeck, T. Nirschl, M. Oswald, C. Stepper, M. Weis, D. Schmitt-Landsiedel, and W. Hansch, "Complementary tunneling transistor for low power application," *Solid State Electron.*, vol. 48, no. 12, pp. 2281–2286, Dec. 2004.
- [2] W. Y. Choi, J. Y. Song, J. D. Lee, Y. J. Park, and B.-G. Park, "70-nm impact-ionization MOS devices integrated with tunneling FETs," in *IEDM Tech. Dig.*, 2005, pp. 955–958.
- [3] W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 743–745, Aug. 2007.
- [4] Q. Zhang, W. Zhao, and A. Seabaugh, "Low subthreshold-swing tunnel transistors," *IEEE Electron Device Lett.*, vol. 27, no. 4, pp. 297–300, Apr. 2006.
- [5] J. Appenzeller, Y. Lin, J. Knoch, and P. Avouris, "Band-to-band tunneling in carbon nanotube field-effect transistors," *Phys. Rev. Lett.*, vol. 93, no. 19, pp. 196 805, Nov. 2004.
- [6] K. K. Bhuiwarka, M. Born, M. Schindler, M. Schmidt, T. Sulima, and I. Eisele, "P-channel tunnel-effect transistors down to sub-50 nm channel lengths," *Jpn. J. Appl. Phys.*, vol. 45, no. 4B, pp. 3106–3109, 2006.
- [7] O. M. Nayfeh, C. N. Chl irigh, J. L. Hoyt, and D. A. Antoniadis, "Measurement of enhanced gate-controlled band-to-band tunneling in highly strained silicon–germanium diodes," *IEEE Electron Device Lett.*, vol. 29, no. 5, pp. 468–470, May 2008.
- [8] O. M. Nayfeh, C. N. Chl irigh, J. Hennessy, L. Gomez, J. L. Hoyt, and D. A. Antoniadis, "Design of tunneling field effect transistors using strained-silicon/strained-germanium type-II staggered heterojunctions," *IEEE Electron Device Lett.*, vol. 29, no. 9, pp. 1074–1077, Sep. 2008.
- [9] O. M. Nayfeh, J. L. Hoyt, and D. A. Antoniadis, "Strained-Si_{1-x}Gex/Si band-to-band germanium composition and doping concentration on switching behavior," *IEEE Transactions on Electron Devices*, vol. 56, no. 10, Oct. 2009.
- [10] E. Toh, G. Wang, L. Chan, G. Samudra, and Y. Yeo, "Device physics and guiding principles for the design of double-gate tunneling field effect transistor with silicon-germanium source heterojunction," *Appl. Phys. Lett.*, vol. 91, no. 24, pp. 243-505, Dec. 2007.
- [11] Q. Zhang, W. Zhao, and A. Seabaugh, "Low- subthreshold-swing tunnel transistors," *IEEE Electron Device Lett.*, vol. 27, no. 4, pp. 297-300, Apr. 2006.
- [12] K. Bhuiwarka, M. Born, M. Schindler, M. Schmidt, T. Sulima, and I. Eisele, "P-Channel tunnel field-effect transistors down to sub-50 nm channel lengths," *Jpn. J. Appl. Phys.*, vol. 45, no. 4B, pp. 3106-3109, Apr. 2006.
- [13] A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G. Groeseneken, "Boosting the on current of a n-channel nanowire tunnel field-effect transistor by source material optimization," *J. Appl. Phys.*, no. 104:064514, 2008.
- [14] K. Boucart and A. M. Ionescu, "A new definition of threshold voltage in tunnel FETs", *Solid-State Electron.*, vol. 52, no. 9, pp. 1318-1323, Sep. 2008.
- [15] D. Leonelli, A. Vandooren, R. Rooyackers, A. S. Verhulst, S. De Gendt, M. M. Heyns, and G. Groeseneken, "Performance enhancement in multi gate tunneling field effect transistors by scaling the fin-width", *Jpn. J. Appl Phys.*, vol. 49, no. 4, pp. 04DC10-1-04DC,10-5 Apr. 2010.
- [16] T. Krishnamohan, D. Kim, S. Raghunathan, and K. C. Saraswat, "Doublegate strained-ge heterostructure tunneling FET (TFET) with record high drive currents and < 60 mV/dec subthreshold slope," *IEDM Tech. Dig.*, pp. 947-949, 2008.
- [17] O. M. Nayfeh, C. N. Chl irigh, J. Hennessy, L. Gomez, J. L. Hoyt, and D. A. Antoniadis, "Design of tunneling field-effect transistors using strained-silicon/strained-germanium type-II staggered heterojunctions", *IEEE Electron Device Lett.*, vol. 29, no. 9, pp. 1074-1077, Sep. 2008.
- [18] S. H. Kim, H. Kam, C. Hu, and T. J. K. Liu, "Germanium-source tunnel field effect transistors with record high I_{on}/I_{off} ", *VLSI Symp. Tech. Dig.*, pp. 178-179, 2009.
- [19] W. Y. Choi, B. G. Park, J. D. Lee, and T. J. King Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec", *IEEE Electron Dev. Lett.*, vol. 28, pp. 743-745, 2007.
- [20] A. Chattopadhyay and A. Mallik, "Impact of a spacer dielectric and a gate overlap/underlap on the device performance of a tunnel field-effect transistor," *IEEE Trans. on Electron Devices*, vol. 58, pp. 677-683, 2011.
- [21] M. Najmzadeh, K. Boucart, W. Riess, and A. M. Ionescu, "Asymmetrically strained all-silicon multi-gate n-tunnel FETs," *Solid State Electronics*, vol. 54, Issue 9, pp. 935-941, Sep. 2010.
- [22] K. Boucart, A. M. Ionescu, "Double-gate tunnel FET with high-k gate dielectric," *IEEE Trans. on Electron Devices*, vol. 54, no. 7, pp. 1725-1733, Jul. 2007.
- [23] P. F. Wang, K. Hilsenbeck, T. Nirschl, M. Oswald, C. Stepper, M. Weis, D. Schmitt-Landsiedel, and W. Hansch, "Complementary tunneling transistor for low power application," *Solid State Electron.*, vol. 48, no. 12, pp. 2281-2286, Dec. 2004.
- [24] H. Zhao, Y. Chen, Y. Wang, F. Zhou, F. Xue, and J. Lee, "In GaAs tunneling field-effect-transistors with atomic-layer-deposited gate oxides," *IEEE Transactions on Electron Devices*, vol. 58, Issue 9, pp. 2990-2995, Sep. 2011.
- [25] K. Bhuiwarka, J. Schulze, and I. Eisele, "Scaling the vertical tunnel FET with tunnel band gap modulation and gate work function engineering," *IEEE Trans. on Electron Devices*, vol. 52, no. 5, pp. 909-917, May 2005.
- [26] E. H. Toh, G. H. Wang, L. Chan, D. Sylvester, C. H. Heng, G. S. Samudra, and Y. C. Lee, "Device design and scalability of a double-gate tunneling field-effect transistor with silicon-germanium Source," *Jpn. J. Appl. Phys.*, vol. 47, no. 4, pp. 2593-2597, Apr. 2008.
- [27] S. Saurabh and M. Jagadesh Kumar, "Investigation of the novel attributes of a dual material gate nanoscale tunnel field effect transistor," *IEEE Trans. on Electron Devices*, vol. 58, pp. 404-410, Feb. 2011.

- [28] M. Kamali Moghaddam and S. E. Hosseini, "Design and optimization of a p+n+in+ tunnel FET," *International Journal on Technical and Physical Problems of Engineering (IJTPE)*, Issue 12, vol. 4, no. 3, pp 95-99, Sep. 2012.
- [29] V. Nagavarapu, R. Jhaveri, and J. C. S. Woo, "The tunnel source (PNPN) n-MOSFET: a novel high performance transistor," *IEEE Transactions on Electron Devices*, vol. 55, no. 4, Apr. 2008.
- [30] S. Saurabh and M. Jagadesh Kumar, "Impact of strain on drain current and threshold voltage of nanoscale double gate tunnel field effect transistor: theoretical investigation and analysis," *Japanese Journal of Applied Physics*, vol. 48, paper no. 064503, 2009.



Mohammad Kamali Moghaddam received the B.Sc. degree in Electrical Engineering from Sabzevar Branch, Islamic Azad University, Sabzevar, Iran and M.Sc. degree from Birjand University, Birjand, Iran. In 2015 he received Ph.D. degree in Electrical Engineering from Hakim Sabzevari University, Sabzevar, Iran.

Currently, he is an assistant professor at Quchan University of Advanced Technology. His research areas include microelectronic devices, SOI transistors, and device modeling.



Seyed Ebrahim Hosseini received the B.S. degree in electrical engineering from Isfahan University of Technology, Isfahan, M.S. from Tarbit Modarres University, Tehran, Iran, and Ph.D. degree in electrical engineering from Sharif University of Technology, Tehran, Iran, in 2001. He is now associate professor of electronics engineering at Ferdowsi university of Mashhad. His research areas include electron devices, SOI transistors, and device modeling and simulation. He has authored or co-authored over 80 conference and journal papers.

